Chapter 4 – Interrupt Processing

What is an interrupt?

- \rightarrow An asynchronous event that re-directs the program flow.
 - $\circ~$ The source of the interrupt (i.e., the cause of the interrupt) can be external to the μC or internal 1 to the $\mu C.$
 - $\circ~$ An external source is often asynchronous to the μC clock and therefore needs to be synchronized to the μC clock.
 - Both external and internal sources are, in a sense, "asynchronous" to the code flow.



¹e.g. CPU timer timed out, A-D conversion done (ready for reading), etc

Why is it useful?

→ The code does not need to poll (idle in a loop) to detect when an event occurs.

interrupts \rightarrow facilitate pre-emption \rightarrow facilitate multi-tasking²

fast interrupt response time \rightarrow facilitates real-time processing

What happens when there is an interrupt?

- 1. Interrupts are disabled
- 2. Context is saved (to stack) (14 registers on c2000)
- 3. Pipeline is flushed
- 4. Program counter loaded with address stored in interrupt vector table at position that corresponds to the source of interrupt
- 5. Code branches to ISR (Interrupt Service Routine)
- 6. ISR code runs
- 7. Context is restored (from stack)
- 8. Interrupts are re-enabled
- 9. ISR returns to previous task

² More specifically, hardware-based interrupts. An operating system can implement software task switching.

Example – interrupt keyword

DSP2802x DefaultISR.h

//function prototype:

interrupt void ADCINT1_ISR(void);

ELEX7820-Lab3AD-AdcIsr.c

//function definition:



Watch out for this:

→ Temporary disabling of interrupts to protect a section of code...



By intention, Task 2 can interrupt Task 1 *if* interrupts are enabled.

Task 2 must not interrupt Task 1 here, else A,B combination will be invalid

Case Study – High-Voltage Measurement Product Based on DSPs

- Motorola datasheet said "user should wait 7 NOP's for interrupt disable to take effect"
- Systems installed in field in September, each system had 12 DSP chips

V

→ We observed problem in field in May:

- DC offset "jump"
- occurred 1 in 10 billion times

→ Spent 6 weeks debugging in lab using "accelerated testing"

→ Motorola published erratum in July:

- must wait 12 NOP's, not 7

t

- Changed to 12 NOP's (upgraded code in field): problem went away
- → Calculated chance of original problem:
 - There were 12 7 = 5 NOP's of time where code was "exposed"
 - Chance of problem: 1 in 10 billion waveforms

Same as observed!

Interrupt Logic on c2000 (Refer to "sprufn3d (or newer) - ... Interrupts Reference Guide.pdf")

